High-speed circuit design in software radio
-
摘要: 介绍了高速电路的定义以及在高速电路设计中存在的信号完整性、时序问题,详细分析了产生这些问题的原因.分析了高速电路设计中消除反射常用的端接方式,并给出了串行端接和并行端接的仿真结果.结合实际应用,从工程实现的角度提出合理的连线拓朴结构并给出了实测结果.最后分析了高速电路设计中时序问题,给出了源同步时钟系统中时序设计应该满足的条件.Abstract: The definition of high-speed circuit design as well as the signal integrity and timing problems in this design was introduced. The usual termination methods to remove reflection in high-speed circuit design were analyzed, and the simulation result of serial termination and parallel termination were compared in details. From the view of engineering and with connection to practical application, reasonable connection topological structures were proposed, and the experiment data were also provided. Finally the timing problems in high-speed circuit design were analyzed and the conditions of timing design in source synchronous clock system were derived.
-
Key words:
- high speed /
- signal design /
- reflection /
- signal integrity /
- software radio
-
[1] Mitola J. The software radio architecture[J]. IEEE Communication Magazine, 1995,(5):26~38 [2] 杨小牛,楼才义,徐建良. 软件无线电原理与应用[M]. 北京:电子工业出版社,2001 Yang Xiaoniu, Lou Caiyi, Xu Jianliang. Software radio principles and practice[M]. Beijing:Publishing House of Electronics Industry,2001(in Chinese) [3] Johnson H W, Graham M. High-speed digital design[M]. Prentice Hall, 1993 [4] SamSung. DDR SDRAM specification version 1.1 [S]. [5] Micron. PC1600 and PC2100 DDR SDRAM unbuffered DIMM design specification revision 1.0 .http://download.micron.com/pdf/toolbox/184ddrunbrevl o.pdf,2000-12-15 [6] Poon Ron K. Computer circuit electrical design[M]. Prentice Hall, 1995
点击查看大图
计量
- 文章访问数: 2350
- HTML全文浏览量: 12
- PDF下载量: 1177
- 被引次数: 0