Abstract：In order to solve the problems for embryonics array that online fault detection is difficult to be designed, detection rate is low, and detection rate is difficult to be accurately calculated, an online fault detection method based on dual modular redundancy and a fault detection rate analysis method based on equivalence checking are proposed. A novel checker which is suitable for look up table style function module of embryonics cell is designed, and the automated design program is developed. For single stuck at fault, the circuit is first converted to an equivalence checking circuit, and then through fault injection and equivalence checking, fault detection rate can be accurately calculated. In simulations, 16 different sizes of benchmark circuits are chosen, and mapped into embryonics array. Area, delay and fault detection rate of the dual modular redundancy circuit are analyzed. Simulation results are presented with detailed area consumption data, circuit delay data and fault detection rate data, and verify that the proposed method has a high fault detection rate.
李丹阳, 蔡金燕, 孟亚峰, 朱赛. 基于双模冗余的胚胎电子细胞阵列在线故障检测[J]. 北京航空航天大学学报, 2017, 43(6): 1112-1122.
LI Danyang, CAI Jinyan, MENG Yafeng, ZHU Sai. Online fault detection based on dual modular redundancy for embryonics array. JOURNAL OF BEIJING UNIVERSITY OF AERONAUTICS AND A, 2017, 43(6): 1112-1122.
[1] MANGE D,SANCHEZ E,STAUFFER A,et al.Embryonics:A new methodology for designing field-programmable gate arrays with self-repair and self-replicating[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,1998,6(3):387-399.
[2] KIM S,CHU H,YANG I,et al.A hierarchical self-repairing architecture for fast fault recovery of digital systems inspired from paralogous gene regulatory circuits[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2012,20(12):2315-2328.
[3] PRODAN L,UDRESCU M,VLADUTIU M,et al.Self-repairing embryonic memory arrays[C]//Proceedings 2004 NASA/DoD Conference on Evolvable Hardware.Piscataway,NJ:IEEE Press,2004:130-137.
[4] YANG S S,WANG Y R.A new self-repairing digital circuit based on embryonic cellular array[C]//Proceedings 2006 8th International Conference on Solid-State and Integrated Circuit Technology.Piscataway,NJ:IEEE Press,2006:1997-1999.
[5] BRADLEY D,CESAR O S,TYRRELL A.Embryonics+Immunotronics:A bio-inspired approach to fault tolerance[C]//Proceedings of the 2nd NASA/DoD Workshop on Evolvable Hardware.Piscataway,NJ:IEEE Press,2000:215-223.
[6] 郝国锋,王友仁,张砦,等.可重构硬件芯片级故障定位与自主修复方法[J].电子学报,2012,40(2):384-388.HAO G F,WANG Y R,ZHANG Z,et al.In-chip fault localization and self-repairing method for reconfigurable hardware[J].Chinese Journal of Electrics,2012,40(2):384-388(in Chinese).
[7] ZHANG X,DRAGFFY G,PIPE A G,et al.Artificial innate immune system:An instant defence layer of embryonics[J].Lecture Notes in Computer Science,2004,3239(1):302-315.
[8] CANHAM R O,TYRRELL A M.A hardware artificial immune system and embryonic array for fault tolerant systems[J].Genetic Programming and Evolvable Machines,2003,4(4):359-382.
[9] CANHAM R O,TYRRELL A M.An embryonic array with improved efficiency and fault tolerance[C]//Proceedings 2003 NASA/DoD Conference on Evolvable Hardware.Piscataway,NJ:IEEE Press,2003:265-272.
[10] SAMIE M,DRAGFFY G,TYRRELL A M.Novel bio-inspired approach for fault-tolerant VLSI systems[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2013,21(10):1878-1891.
[11] BREMNER P,LIU Y,SAMIE M,et al.SABRE:A bio-inspired fault-tolerant electronic architecture[J].Bioinspiration & Biomimetics,2013,8(1):1-16.
[12] UPEGUI A,THOMA Y,MORENO J M,et al.The perplexus bio-inspired reconfigurable circuit[C]//Proceedings 2007 NASA/ESA Conference on Adaptive Hardware and Systems.Piscataway,NJ:IEEE Press,2007:600-605.
[13] ABRAMOVICI M, EMMERT J M,STROUD C E.Roving STARs:An integrated approach to on-line testing,diagnosis,and fault tolerance for fpgas in adaptive computing systems[C]//Proceedings the 3rd NASA/DoD Workshop on Evolvable Hardware.Piscataway,NJ:IEEE Press,2001:73-92.
[14] BOLCHINI C,SALICE F,SCIUTO D.Designing self-checking FPGAs through error detection codes[C]//Proceedings 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.Piscataway,NJ:IEEE Press,2002:60-68.
[15] STOTT E,SEDCOLE P,CHEUNG P Y K.Fault tolerant methods for reliability in FPGAs[C]//International Conference on Field Programmable Logic and Applications.Piscataway,NJ:IEEE Press,2008:415-420.
[16] BRAYTON R,MISHCHENKO A.ABC:An academic industrial-strength verification tool[J].Lecture Notes in Computer Science,2010,6174(1):24-40.
[17] MISHCHENKO A,CHATTERJEE S,BRAYTON R.DAG-aware AIG rewriting:A fresh look at combinational logic synthesis[C]//Proceedings 2006 Design Automation Conference.Piscataway,NJ:IEEE Press,2006:532-535.
[18] LUU J,GOEDERS J,WAINBERG M,et al.VTR7.0:Next generation architecture and cad system for FPGAS[J].ACM Transactions on Reconfigurable Technology and Systems,2014,7(2):6.
[19] MISHCHENKO A,CHATTERJEE S,BRAYTON R,et al.Improvements to combinational equivalence checking[C]//2006 IEEE/ACM International Conference on Computer Aided Design.Piscataway,NJ:IEEE Press,2006:836-843.
[20] MISHCHENKO A,CASE M,BRAYTON R,et al.Scalable and scalably-verifiable sequential synthesis[C]//2008 IEEE/ACM International Conference on Computer Aided Design.Piscataway,NJ:IEEE Press,2008:234-241.
[21] 朱赛,蔡金燕,孟亚峰.一种LUT型胚胎电子阵列的功能分化方法[J].电子学报,2015,43(12):2440-2448.ZHU S,CAI J Y,MENG Y F.A functional differentiation method for LUT-based embryonics array[J].Chinese Journal of Electrics, 2015,43(12):2440-2448(in Chinese).
2017, Vol. 43 
