[1] MANGE D,SANCHEZ E,STAUFFER A,et al.Embryonics:A new methodology for designing field-programmable gate arrays with self-repair and self-replicating[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,1998,6(3):387-399.
[2] ORTEGA-SANCHEZ C,MANGE D,SMITH S,et al.Embryonics:A bio-inspired celluar architecture with fault-tolerant properties[J].Genetic Programming and Evolvable Machines,2000,1(3):187-215.
[3] 张砦,王友仁.基于可靠性优化的芯片自愈型硬件细胞阵列布局方法[J].航空学报,2014,35(12):3392-3402.ZHANG Z,WANG Y R.Method to reliability improving of chip self-healing hardware by array layout reformation[J].Acta Aeronautica et Astronautica Sinica,2014,35(12):3392-3402(in Chinese).
[4] 张砦,王友仁.应用设计过程的胚胎硬件细胞单元粒度优化方法[J].航空学报,2016,37(11):3502-3511.ZHANG Z,WANG Y R.Cell granularity optimization method of embryonics hardware in application design process[J].Acta Aeronautica et Astronautica Sinica,2016,37(11):3502-3511(in Chinese).
[5] 朱赛,蔡金燕,孟亚峰,等.具有故障细胞的胚胎电子阵列上目标电路评估[J].兵工学报,2016,37(11):2120-2127.ZHU S,CAI J Y,MENG Y F,et al.Evaluation of target circuit realized on embryonics array with faulty cells[J].Acta Armamentarii,2016,37(11):2120-2127(in Chinese).
[6] 王涛,蔡金燕,孟亚峰,等.胚胎电子细胞阵列中空闲细胞的配置[J].航空学报,2017,38(4):320266.WANG T,CAI J Y,MENG Y F,et al.Configuration of idle cells in embryonics electronic cell array[J].Acta Aeronautica et Astronautica Sinica,2017,38(4):320266(in Chinese).
[7] 李岳,王南天,钱彦岭.原核细胞仿生自修复电路设计[J].国防科技大学学报,2012,34(3):154-157.LI Y,WANG N T,QIAN Y L.Self-healing circuit design inspired by prokaryotic cell[J].Journal of National University of Defense Technology,2012,34(3):154-157(in Chinese).
[8] 徐佳庆,窦勇,吕启,等.电子组织:一种具有自适应能力的可重构仿生硬件结构[J].计算机研究与发展,2012,49(9):2005-2017.XU J Q,DOU Y,LV Q,et al.eTissue:An adaptive reconfigurable bio-inspired hardware architecture[J].Journal of Computer Research and Development,2012,49(9):2005-2017(in Chinese).
[9] 王敏,王友仁,张砦,等.三维结构可重构阵列在线自诊断与容错方法[J].仪器仪表学报,2013,34(3):650-656.WANG M,WANG Y R,ZHANG Z,et al.Online self-fault diagnosis and fault tolerant method for three-dimensional reconfigurable array[J].Chinese Journal of Scientific Instrument,2013,34(3):650-656(in Chinese).
[10] 蔡金燕,朱赛,孟亚峰.一种新型的仿生电子细胞基因存储结构[J].电子学报,2016,44(8):1915-1923.CAI J Y,ZHU S,MENG Y F.A novel gene memory structure for bio-inspired electronic cell[J].Acta Electronica Sinica,2016,44(8):1915-1923(in Chinese).
[11] 李丹阳,蔡金燕,孟亚峰,等.基因循环存储模块的SEU自检[J].半导体技术,2016,41(4):312-318.LI D Y,CAI J Y,MENG Y F,et al.SEU self-checking of gene cyclic memory module[J].Semiconductor Technology,2016,41(4):312-318(in Chinese).
[12] 朱赛,蔡金燕,孟亚峰.一种LUT型胚胎电子阵列的功能分化方法[J].电子学报,2015,43(12):2440-2448.ZHU S,CAI J Y,MENG Y F.A functional differentiation method for LUT-based embryonics array[J].Acta Electronica Sinica,2015,43(12):2440-2448(in Chinese).
[13] 郝国锋,王友仁,张砦,等.可重构硬件芯片级故障定位与自主修复方法[J].电子学报,2012,40(2):384-388.HAO G F,WANG Y R,ZHANG Z,et al.In-chip fault localization and self-repairing method for reconfigurable hardware[J].Acta Electronica Sinica,2012,40(2):384-388(in Chinese).
[14] ZHANG X,DRAGFFY G,PIPE A G,et al.Artificial innate immune system:An instant defence layer of embryonics[J].Lecture Notes in Computer Science,2004,3239(1):302-315.
[15] BOLCHINI C,SALICE F,SCIUTO D.Designing self-checking FPGAs through error detection codes[C]//Proceedings 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.Piscataway,NJ:IEEE Press,2002:60-68.
[16] 李丹阳,蔡金燕,孟亚峰,等.基于双模冗余的胚胎电子阵列在线故障检测[J].北京航空航天大学学报,2017,43(6):1112-1122.LI D Y,CAI J Y,MENG Y F,et al.An online fault detection method based on dual modular redundancy for embryonics array[J].Journal of Beijing University of Aeronautics and Astronautics,2017,43(6):1112-1122(in Chinese).
[17] CANHAM R O,TYRRELL A M.A hardware artificial immune system and embryonic array for fault tolerant systems[J].Genetic Programming and Evolvable Machines,2003,4(4):359-382.
[18] ABRAMOVICI M, EMMERT J M,STROUD C E.Roving STARs:An integrated approach to on-line testing,diagnosis,and fault tolerance for fpgas in adaptive computing systems[C]//Proceedings the 3rd NASA/DoD workshop on Evolvable Hardware.Piscataway,NJ:IEEE Press,2001:73-92.
[19] SAMIE M,DRAGFFY G,TYRRELL A M.Novel bio-inspired approach for fault-tolerant VLSI systems[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2013,21(10):1878-1891.
[20] BREMNER P,LIU Y,SAMIE M,et al.SABRE:A bio-inspired fault-tolerant electronic architecture[J].Bioinspiration & Biomimetics,2013,8(1):1-16.
[21] KIM S,CHU H,YANG I,et al.A hierarchical self-repairing architecture for fast fault recovery of digital systems inspired from paralogous gene regulatory circuits[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2012,20(12):2315-2328.
[22] Test Technology Standards Committee.IEEE standard for test access port and boundary-scan architecture:IEEE 1149.1-2013[S].Piscataway,NJ:IEEE Press,2013:155.
[23] LUU J,GOEDERS J,WAINBERG M,et al.VTR7.0:Next generation architecture and cad system for FPGAS[J].ACM Transactions on Reconfigurable Technology and Systems,2014,7(2):6:1-6:30.
[24] LEE H K,HA D S.An efficient,forward fault simulation algorithm based on the parallel pattern single fault propagation[C]//Proceedings international Test Conference.Piscataway,NJ:IEEE Press,1991,25(11):946-955.
[25] 朱赛,蔡金燕,孟亚峰,等.胚胎电子细胞中基因备份数目优选方法[J].北京航空航天大学学报,2016,42(2):328-336.ZHU S,CAI J Y,MENG Y F,et al.Gene backup number selection method for embryonics cell[J].Journal of Beijing University of Aeronautics and Astronautics,2016,42(2):328-336(in Chinese).
[26] 杨之廉,许军.集成电路导论[M].3版.北京:清华大学出版社,2012:103.YANG Z L,XU J.Integrate circuit introduction[M].3rd ed.Beijing:Tsinghua University Press,2012:103(in Chinese).
[27] 彭科,杨海钢.一种用于数字集成系统的新型CMOS三态缓冲器的设计[J].电子器件,2007,30(6):2080-2087.PENG K,YANG H G.Design of a novel CMOS three-state buffer for digital integrated systems[J].Chinese Journal of Electron Devices,2007,30(6):2080-2087(in Chinese).
[28] 叶以正,来逢昌.集成电路设计[M].2版.北京:清华大学出版社,2011:219.YE Y Z,LAI F C.Integrate circuit design[M].2nd ed.Beijing:Tsinghua University Press,2011:219(in Chinese). |