Video codec has a very high computation complexity and features intensive vector accesses to memory. A 2-D parallel memory scheme based on linear skewing scheme was proposed. The memory scheme can be combined with simple instruction multiple data (SIMD) vector processor to address the computation challenge of video. The address generation logic and scheme-s micro architecture were analyzed. The scheme uses a data rotation unit to permute data element to form a vector. This method simplified data permutation network which is the bottleneck of most parallel memory schemes. The performance difference between parallel memory and traditional memory were also compared. The kernel module of H.264/AVC such as motion estimation, de-blocking filter and interpolation were investigated based on the proposed memory scheme.
Analog Devices Inc. ADSP-BF533 Blackfin�k processor hrdware reference . Norwood, MA: ADI, 2004 . http://www.analog.com
CEVA Inc. ceva portable multimedia whitepaper . San Jose: CEVA Inc, 2007 . http://www.ceva-dsp.com
 ISO/IEC 14496-10, Advanced video coding for generic audiovisual services[S]
Tanskanen J K, Sihvo T, Niittylahti J. Byte and modulo addressable parallel memory architecture for video coding [J].IEEE Transactions on Circuits and Systems for Video Technology.2004,14(11):1270-1276
Park J W. An efficient buffer memory system for subarray access [J].IEEE Transactions on Parallel and Distributed Systems.2001, 12(3):316-335
Kant S, Mithun U, Pssbk G. Real time H.264 video encoder implementation on a programmable DSP processor for videophone applications // IEEE Consumer Electronics . ICCE -06 Digest of Technical Papers. Las Vegas: IEEE Consumer Electronics, 2006:93-94