[an error occurred while processing this directive]
   
 
���¿��ټ��� �߼�����
   ��ҳ  �ڿ�����  ��ί��  Ͷ��ָ��  �ڿ�����  ��������  �� �� ��  ��ϵ����
�������պ����ѧѧ�� 2007, Vol. 33 Issue (12) :1440-1443    DOI:
���� ����Ŀ¼ | ����Ŀ¼ | ������� | �߼����� << | >>
һ�ֻ���FPGA�ij�����32�rk��FFT������
��ΰ,���ƽ,����,���ٺ�*
�������պ����ѧ ������Ϣ����ѧԺ, ���� 100083
Implementation of 32�rk points ultra high speed FFT processor based on FPGA devices
Li Wei, Sun Jinping, Wang Jun, Li Shaohong*
School of Electronics and Information Engineering, Beijing University of Aeronautics and Astronautics, Beijing 100083, China

ժҪ
�����
�������
Download: PDF (0KB)   HTML 1KB   Export: BibTeX or EndNote (RIS)      Supporting Info
ժҪ ����FPGA(Field Programmable Gate Arrays)ʵ����һ�������ٵ�32�rk�����ˮ��FFT(Fast Fourier Transform)������.FPGA�Ĺ���Ƶ��Ϊ125�rMHz,���Դ���������1Gs/s(1 Giga-samples per second)�ĸ�������.��FFT��������Ҫ���ڶ�ά�ֽ��㷨,����MDF(Multi-path Delay Feedback)��ˮ�߽ṹ,�����MDC(Multi-path Delay Commutator)��SDF(Single-path Delay Feedback)�ṹ���ص�.���������ڴ���Դ�������MDC�ṹ��������,�������ٶ����SDF�ṹ�������.�����˴��������㷨�����ģ��,������ģ�ͶԴ�������3�����ģ��������Ż��Լ�С��Դ����.����VHDL������Xilinx ISE�����Ͻ��������,FPGA�IJ��ֲ��߽����֤����ƵĿ�����.
Service
�ѱ����Ƽ�������
�����ҵ����
�������ù�����
Email Alert
RSS
�����������
�ؼ����� ���ٸ���Ҷ�任   ������   �ֳ��ɱ��������     
Abstract�� An ultra high speed 32�rk point pipelined fast Fourier transform (FFT) processor was designed with FPGA (field programmable gate arrays) implementation. The processor can operate at 125 MHz and is able to handle a continuous input complex data stream of 1 Giga-samples per second. The FFT processor is based on MDF(multi-path delay feedback) structure which combines the features of the SDF(single-path delay feedback) and MDC(multi-path delay commutator) architectures. The memory cost of the processor was decreased compared with the MDC architectures while the speed is higher than the SDF architectures. The algorithm and design model for the processor was established and the three modules of the processor according to the design model were optimized to decrease resource cost. The design was implemented with the the Xilinx ISE development tool using VHDL and was verified with the FPGA place and router results.
Keywords�� fast Fourier transforms   processor   field programmable gate arrays     
Received 2006-12-15;
About author: �� ΰ(1975��),��,����������,��ʿ��,windriver@126.com.
���ñ���:   
��ΰ,���ƽ,����,���ٺ�.һ�ֻ���FPGA�ij�����32�rk��FFT������[J]  �������պ����ѧѧ��, 2007,V33(12): 1440-1443
Li Wei, Sun Jinping, Wang Jun, Li Shaohong.Implementation of 32�rk points ultra high speed FFT processor based on FPGA devices[J]  JOURNAL OF BEIJING UNIVERSITY OF AERONAUTICS AND A, 2007,V33(12): 1440-1443
���ӱ���:  
http://bhxb.buaa.edu.cn//CN/     ��     http://bhxb.buaa.edu.cn//CN/Y2007/V33/I12/1440
Copyright 2010 by �������պ����ѧѧ��