[an error occurred while processing this directive]
���¿��ټ��� �߼�����
   ��ҳ  �ڿ�����  ��ί��  Ͷ��ָ��  �ڿ�����  ��������  �� �� ��  ��ϵ����
�������պ����ѧѧ�� 2006, Vol. 32 Issue (09) :1077-1082    DOI:
���� ����Ŀ¼ | ����Ŀ¼ | ������� | �߼����� << | >>
������, ������, ����, ���ٺ�*
�������պ����ѧ ������Ϣ����ѧԺ, ���� 100083
Parallel algorithm realization of high range resolution radar based on multi-processor
Fan Xiaobo, Zhang Yongjie, Wang Jun, Li Shaohong*
School of Electronics and Information Engineering, Beijing University of Aeronautics and Astronautics, Beijing 100083, China

Download: PDF (509KB)   HTML 1KB   Export: BibTeX or EndNote (RIS)      Supporting Info
ժҪ ������һ�����ڸ��ٸ���Ŀ��Ļ���8ƬADSP-TS201 TigerSHARC��������ʵʱ�źŴ�����IJ���ʵ��.�����˲��д��������ṹ���,���������������˽ṹ��ͨ�š�ͬ������Ƶ�.ʵ�ֲ���ϵͳ��һ���ؼ��ǽ�Ӧ�������Ż�ӳ�䵽Ŀ�괦���Ӳ���ĸ������в�����,�����ڿ����㷨���Ӷȡ��ɷֽ�ȡ����жȵ�ͬʱ,�ۺϴ����ƽ̨����������ʵʱ�ԡ���������ͨ���������㸺�ص�ƽ���Ե�����,ʵ�����㷨���̵�Ӳ��ƽ̨�ĸ�Чӳ��.�ڴ˻�����,�ص��о���ϵͳ�������㼶��ָ��IJ�����ˮ����Ʒ���,����������SIMD(Single Instruction Multiple Data),��̬������,BTB(Branch Target Buffer)�Ȳ��нṹ�ʹ�����ƶԲ��л��ָ����и�Ч���Ż�.ʵ�ʵ�У��������֤�˸ô���������ʵ�ַ�������Ч�ԡ�ʵʱ�ԺͿɿ���.
Email Alert
�ؼ����� PD�״�   ʵʱϵͳ   ���д���ϵͳ     
Abstract�� An advanced real-time pulsed Doppler-pulse compressed radar signal processing system that managed to track targets with high velocity was implemented based on 8 ADSP- TS201 TigerSHARC processors. System structure designing was discussed, including DSP(digital signal processors) topology, communication, synchronization and control. In parallel system, it is crucial to optimize the mapping of problems onto parallel execute units of specific hardware platform. When implementing effective algorithm mapping, various factors were considered, such as algorithm complexity and resolvability, hardware process and real-time capability, and CPU load balance of communication and calculation tasks. Parallel design and optimization on both system and instruction levels were emphasized, while realizing system level optimization. Also parallel pipeline designing methodology was presented, including the pipelines both inside and between DSPs. With regard to the instruction level optimization, several parallel mechanisms such as SIMD(single instruction multiple data), static superscalar, BTB(branch target buffer) and space-time tradeoff were studied to optimize the system with extremely high performance, which was proved by the field experiment results.
Keywords�� PD radar   real time system   parallel processing systems     
Received 2005-10-31;
About author: ������(1981-),��,ɽ���˳���,˶ʿ��, fanxb81@yahoo.com.cn.
������, ������, ����, ���ٺ�.���ڶദ�����߾���ֱ����״��㷨����ʵ��[J]  �������պ����ѧѧ��, 2006,V32(09): 1077-1082
Fan Xiaobo, Zhang Yongjie, Wang Jun, Li Shaohong.Parallel algorithm realization of high range resolution radar based on multi-processor[J]  JOURNAL OF BEIJING UNIVERSITY OF AERONAUTICS AND A, 2006,V32(09): 1077-1082
http://bhxb.buaa.edu.cn//CN/     ��     http://bhxb.buaa.edu.cn//CN/Y2006/V32/I09/1077
Copyright 2010 by �������պ����ѧѧ��