With the technique of software radio in digital interpolation, digital filtering, A/D(analog/digital) converter, a mathematic model for signal processing of digital IF(intermediate frequency) in the GPS satellite signal simulator was established, and the approaches achieving the practical hardware design was implemented. The algorithm and design model for the circuit implementation was verified and optimized with Simulink in Matlab, the processing from digit base-band signal to analogue IF signal generation was achieved. The signal processing frequency was reduced to the best of our abilities for the circuit, and the processing area in the board for the high frequency signal was minimized. With the Xilinx′ ISE development tool and FPGA(field programmable gate arrays) using Verilog, the design and emulating of digital IF was implemented,and the digit signal was also analyzed with FFT(fast Fourier transform algorithm) frequency spectrum.
Lee D U, Luk W, Villasenor J D. A Gaussian noise generator for hardware-based simulations[J]. IEEE, 2004, 53(12):1523-1534
�Ծ���. �߶�̬����GPS�����ź�ģ���������ѧģ���о� . ����:�������պ����ѧ������Ϣ����ѧԺ, 2003 Zhao Junxiang. The study on mathematical model of high dynamic and intelligent GPS satellite signal simulator′s software . Beijing:School of Electronics and Information Engineering, Beijing University of Aeronautics and Astronatics,2003(in Chinese)
Samuli H. An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients[J].IEEE Trans Circuits and Systems.1989, 36:1044-1047
White S A. Applications of distributed arithmetic to digital signal processing[J]. IEEE ASSP Magazine, 1989, 6(3):4-19
Uwe Meyer-Baese. �����źŴ����FPGAʵ��[M]. ����,��������.����:�廪��ѧ������,2003:60-69 Uwe Meyer-Baese. Digit signal processing with FPGA[M]. Translated by Liu Ling, Hu Yongsheng. Beijing:Tsinghua University Press,2003:60-69(in Chinese)