FPGA-based hardware-efficient architecture for variable block-size motion estimation

[1] ISO/IEC 144962-10, Information technology coding of audio-visual objects part 10: advanced video coding [S] [2] Chen Chingyeh,Chien Shaoyi,Huang Yuwen, et al. Analysis and architecture design of variable block-size motion estimation for H.264/AVC[J].IEEE Trans Circuits Syst,2006,53(3):578-593 [3] Li Brian M H, Leong Philip H W.FPGA-based MSB-first bit-serial variable block size motion estimation processor 2006 IEEE International Conference on Field Programmable Technology. Piscataway,NJ:IEEE Inc,2006:165-172 [4] Yap Swee Yeow, McCanny John V. A VLSI architecture for variable block size video motion estimation[J]. IEEE Trans Circuits Syst Video Technol,2004,51(7):384-389 [5] Sebastin Lpez, Félix Tobajas, Arturo Villar, et al. Low cost efficient architecture for H.264 motion estimation 2005 IEEE International Symposium on Circuits and Systems. Piscataway,NJ: IEEE Inc, 2005: 412-415 [6] Jehng Yeushen, Chen Lianggee, Chiueh Tzidar. An efficient and simple VLSI tree architecture for motion estimation algorithms[J]. IEEE Transactions on Signal Processing,1993,41(2):889-900 [7] Yang Kunmin, Sun Mingting, Wu Lancelot. A family of VLSI designs for the motion compensation block matching algorithm[J].IEEE Transactions on Circuits System,1989,36(10):1317-1325 [8] Kim Jongnam, Choi Taesun. A fast motion estimation for software based real-time video coding[J]. IEEE Transactions on Consumer Electronics, 1999, 45(2): 417-426 [9] Xilinx products table . Xilinx Inc, 2007 . http://www.xilinx.com/ products/tables/fpga.htm [10] Jain Jaswant, Jain Anil. Displacement measurement and its application in interframe image coding[J].IEEE Transactions on Communications,1981,29(12):1799-1808 [11] Tuan Jenchieh, Chang Tiansheuan, Jen Cheinwei. On the data reuse and memory bandwidth analysis for full search block matching VLSI architecture[J]. IEEE Tran Circuits Syst for Video Technol,2002,12(1):61-72