Numerical thermal analysis for leaded surface mounted plastic package

[1] Hanreich G, Nicolics J, Musiejovsky L.High resolution thermal simulation of electronic components[J].Microelectronics and Reliability,2000, 40(12):2069-2076[2] Admas V H, Blackburn D L, Joshi Y.Package geometry considerations in thermal compact modeling strategies Bardon J P,Beyne E,Saulnier J B. Thermal Management of Electronic Systems III. Paris:Elsevier|Service Abonnements, 1997:122-130[3] Aghazadeh M, Mallik D. Thermal characteristics of single and multi-layer high performance PQFP packages Proc IEEE Semicond Therm Temp Meas Symp. Piscataway:IEEE,1990:33-39[4] Zhou Tiao, Hundt M. Board and system level effects on plastic package thermal performance[J].Proc Electron Compon Technol Conf,1996:911-917[5] Davies M R D, Cole R, Lohan J. Factors affecting the operational thermal resistance of electronic components[J].Journal of Electronic Packaging, Transactions of the ASME,2000, 122(3):185-191[6] JESD 51-3:low effective thermal conductivity test board for leaded surface mount packages .1999-10.[7] JESD 51-7:high effective thermal conductivity test board for leaded surface mount packages .1999-10.[8] JESD 51-2:integrated circuits thermal test method environment conditions-natural convection(still air) .1999-10.[9] 余建祖.电子设备热设计及分析技术[M].北京:高等教育出版社,2002:288-292 Yu Jianzu. Thermal design and analysis techniques of electronic equipment[M].Beijing:Higher Education Press, 2002:288-292(in Chinese)