Advanced Search
Volume 41 Issue 10
Oct.  2015
Turn off MathJax
Article Contents
Journal of Beijing University of Aeronautics and Astronautics  > 2015  >  41(10): 1813-1820.
WANG Xinsheng, HAN Liang, YU Mingyanet al. Thermal aware floor planning timing optimal method for buffer insertion[J]. Journal of Beijing University of Aeronautics and Astronautics, 2015, 41(10): 1813-1820. doi: 10.13700/j.bh.1001-5965.2014.0809(in Chinese)
Citation: WANG Xinsheng, HAN Liang, YU Mingyanet al. Thermal aware floor planning timing optimal method for buffer insertion[J]. Journal of Beijing University of Aeronautics and Astronautics, 2015, 41(10): 1813-1820. doi: 10.13700/j.bh.1001-5965.2014.0809(in Chinese)
shu

Thermal aware floor planning timing optimal method for buffer insertion

doi: 10.13700/j.bh.1001-5965.2014.0809
  • 1.

    Shool of Information and Electrical Engineering, Harbin Institute of Technology, Weihai 264209, China

  • 2. Ningbo Institute of Technology, Zhejiang University, Ningbo 315100, China

  • Received Date: 23 Dec 2014
  • Rev Recd Date: 12 Feb 2015
  • Publish Date: 20 Oct 2015
    Abstract
  • With the integration degree of integrated circuit (IC) is increasingly high, the heat on a chip is also growing, which leads to an uneven temperature distribution intra-die and affects the propagation delay of the critical path thereby affecting the performance of buffer insertion path. A buffer insertion timing optimization method which considered the heat distribution condition optimization floor-planning was proposed. It estimates the temperature and heat distribution of chip in the early stages of layout design and is applied to layout optimization floor-planning. The thermal aware floor planning based on simulated annealing algorithm was used to adjust and optimize planning, and then we made an optimization for timing by proposed buffer insertion model and fast buffer insertion algorithm. Simulation results show that the use of the proposed buffer insertion delay optimization method can effectively reduce the worst delay and the number of buffer insertion, worst delay is 9%-18% lower than traditional methods, 5%-7% lower than the best method shown in reference, and the insertion buffer numbers are 10 to 20 less than its.

     

    • FullText(HTML)
  • loading
    • References(17)
  • [1]
    Tsai C H,Kang S M.Cell-level placement for improving substrate thermal distribution[J].IEEE Transactions on Computer-Aided Design for Integrated Circuits and Systems,2000,19(2):253-266.
    [2]
    Ajami A H,Banerjee K,Pedram M.Modeling and analysis of non-uniform substrate temperature effects on global ULSI interconnects[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2005,24(6):849-861.
    [3]
    Ajami A H,Banerjee K,Pedram M.Analysis of substrate thermal gradient effects on optimal buffer insertion[C]∥IEEE ACM International Conference on ICCAD.Piscataway,NJ:IEEE Press,2001:44-48.
    [4]
    Huang W,Ghosh S,Velusamy S,et al.HotSpot:A compact thermal modeling methodology for early-stage VLSI design[J].IEEE Transactions on Very Large Scale Integration Systems,2006,14(5):501-513.
    [5]
    Sankaranarayanan K,Velusamy S,Stan M R,et al.A case for thermal-aware floorplanning at the microarchitectural level[J].Journal of Instruction-Level Parallelism,2005(8):1-16.
    [6]
    Saxena P,Menezes N,Cocchini P,et al.Repeater scaling and its impact on CAD[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2004,23(4):451-463.
    [7]
    Kim M,Ahn B G,Kim J,et al.Thermal aware timing budget for buffer insertion in early stage of physical design[C]∥IEEE International Symposium on Circuit and Systems.Piscataway,NJ:IEEE Press,2012:357-360.
    [8]
    Kirkpatrick S.Optimization by simulated annealing:Quantitative studies[J].Journal of Statistical Physics,1983,34(5-6):975-986.
    [9]
    Kevin S.HotSpot[EB/OL].2014[2015-03-22].http:∥lava.cs.virginia.edu/hotspot.
    [10]
    Kevin S.HotSpot[EB/OL].2014[2015-03-22].http:∥lava.cs.virginia.edu/HotSpot/HotSpotHowTo.htm.
    [11]
    van Ginneken L P P P.Buffer placement in distributed RC-tree networks for minmal elmore delay[C]∥IEEE International Symposium on Circuits and Systems.Piscataway,NJ:IEEE Press,1990:865-868.
    [12]
    Gupta R,Tutuianu B,Pileggi L T.The Elmore delay as a bound for RC trees with generalized input signals[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1997,16(1):95-104.
    [13]
    Abou A I,Nowak B,Chu C.Fitted Elmore delay:A simple and accurate interconnect delay model[J].IEEE Transactions on Very Large Scale Integration System.Piscataway,NJ:IEEE Press,2004,12(7):691-696.
    [14]
    Athikulwongse K,Zhao X,Lim S K.Buffered clock tree sizing for skew minimization under power and thermal budgets[C]∥Proceedings of the 2010 Asia and South Pacific Design Automation Conference.Piscataway,NJ:IEEE Press,2010:474-479.
    [15]
    Skadron K,Stan M,Velusamy S,et al.A case for thermal aware floor planning at the microarchitectural level[J].Journal of Instruction-level Parallelism,2005,7:1-16.
    [16]
    Patrick H M,Ameya R A.GSRC bookshelf benchmarks[EB/OL].2001(2007-06-01)[2015-03-22].http:∥vlsicad.cs.binghamton.edu/benchgsrc.html.
    [17]
    Yu C.Predictive technology model[EB/OL].Arizona:[s.n.],2005(2012-06-01)[2015-03-22].http:∥ptm.asu.edu/.
    • Relative Articles
    • Supplements(0)
    • Cited By
  • 加载中

Catalog

    通讯作者: 陈斌, bchen63@163.com
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索
    Get Citation
    PDF
    XML

    Article Metrics

    Article views(769) PDF downloads(474) Cited by()
    Proportional views
    Related

    Copyright © Journal of Beijing University of Aeronautics and Astronautics

    Address: Editorial Department of Journal of Beijing University of Aeronautics and Astronautics, 37 Xueyuan Road, Haidian District, Beijing Post Code: 100191 Email: jbuaa@buaa.edu.cn

    Supported by: Beijing Renhe Information Technology Co., Ltd.    

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return