| Citation: | LI Xin, LI Zhi, ZHOU Wei, et al. A power budgeting method for dark silicon chips based on task mapping[J]. Journal of Beijing University of Aeronautics and Astronautics, 2022, 48(7): 1115-1124. doi: 10.13700/j.bh.1001-5965.2021.0011(in Chinese)
|
The power budgeting for dark silicon systems can be regarded as a NP-hard problem. To achieve two opposite optimization objectives of improving chip average temperature and reducing communication cost, a power budgeting method based on task mapping for dark silicon chips is proposed. To reduce the computational complexity, a model is established to transform the task graph into a maximum spanning tree, based on the rule that the task with high throughput and less impact on subsequent mapping is mapped first. The priority value determines the mapping order of tasks. Then, the core-by-core optimization is carried out in a steady state. The sorted tasks are assigned to appropriate active cores. The power budgets of the identified active cores are solved in the form of convex quadratic programming. Experimental results show that compared with the classical thermal safe power budgeting method, the method proposed increases the total power budget by 11.8% and reduces the communication energy consumption by 38.2% for 36-core system with 12 active cores.
| [1] |
ESMAEILZADEH H, BLEM E, AMANT R S, et al. Dark silicon and the end of multicore scaling[J]. IEEE Micro, 2011, 39(3): 365-376.
|
| [2] |
HAGHBAYAN M H, RAHMANI A M, WELDEZION A Y, et al. Dark silicon aware power management for manycore systems under dynamic workloads[C]//Proceedings of the 32nd IEEE International Conference on Computer Design. Piscataway: IEEE Press, 2014: 509-512.
|
| [3] |
黄柯衡, 张正鸿, 王海, 等. 基于混合优化的多核处理器动态热管理方法[J]. 电子工艺技术, 2018, 39(2): 71-75. https://www.cnki.com.cn/Article/CJFDTOTAL-DZGY201802003.htm
HUANG K H, ZHANG Z H, WANG H, et al. Hybrid dynamic thermal management method for multi-core microprocessors[J]. Electronics Process Technology, 2018, 39(2): 71-75(in Chinese). https://www.cnki.com.cn/Article/CJFDTOTAL-DZGY201802003.htm
|
| [4] |
孙奥林, 徐奇, 陈松. 暗硅多核系统芯片资源调度算法[J]. 计算机辅助设计与图形学学报, 2017, 29(6): 1145-1154. doi: 10.3969/j.issn.1003-9775.2017.06.021
SUN A L, XU Q, CHEN S. Resource scheduling algorithm for multi-core system chip with dark silicon[J]. Journal of Computer-Aided Design & Computer Graphics, 2017, 29(6): 1145-1154(in Chinese). doi: 10.3969/j.issn.1003-9775.2017.06.021
|
| [5] |
PAGANI S, KHDR H, CHEN J J, et al. Thermal safe power (TSP): Efficient power budgeting for heterogeneous manycore systems in dark silicon[J]. IEEE Transactions on Computers, 2017, 66(1): 147-162. doi: 10.1109/TC.2016.2564969
|
| [6] |
WANG H, ZHANG M, TAN S X D, et al. New power budgeting and thermal management scheme for multi-core systems in dark silicon[C]//Proceedings of the 29th IEEE International System-on-Chip Conference. Piscataway: IEEE Press, 2016: 344-349.
|
| [7] |
WANG H, TANG D Y, ZHANG M, et al. GDP: A greedy based dynamic power budgeting method for multi/many-core systems in dark silicon[J]. IEEE Transactions on Computers, 2019, 68(4): 526-541. doi: 10.1109/TC.2018.2875986
|
| [8] |
AGYEMAN M O, AHMADINIA A, BAGHERZADEH N. Performance and energy aware inhomogeneous 3D networks-on-chip architecture generation[J]. IEEE Transactions on Parallel and Distributed Systems, 2016, 27(6): 1756-1769. doi: 10.1109/TPDS.2015.2457444
|
| [9] |
AGYEMAN M O, TONG K F, MAK T. Towards reliability and performance-aware wireless network-on-chip design[C]//Proceedings of the 2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems. Piscataway: IEEE Press, 2015: 205-210.
|
| [10] |
RAPP M, SAGI M, PATHANIA A, et al. Power- and cache-aware task mapping with dynamic power budgeting for many-cores[J]. IEEE Transactions on Computers, 2020, 69(1): 1-13.
|
| [11] |
KANDURI A, HAGHBAYAN M H, RAHMANI A M, et al. Dark silicon aware runtime mapping for many-core systems: A patterning approach[C]//Proceedings of the 33rd IEEE International Conference on Computer Design. Piscataway: IEEE Press, 2015: 573-580.
|
| [12] |
MAQSOOD T, ALI S, MALIK S U R, et al. Dynamic task mapping for network-on-chip based systems[J]. Journal of Systems Architecture, 2015, 61(7): 293-306.
|
| [13] |
WANG X H, SINGH A K, LI B, et al. Bubble budgeting: Throughput optimization for dynamic workloads by exploiting dark cores in many core systems[J]. IEEE Transactions on Computers, 2018, 67(2): 178-192. doi: 10.1109/TC.2017.2735967
|
| [14] |
LI B, WANG X H, SINGH A K, et al. On runtime communication and thermal-aware application mapping and defragmentation in 3D NoC systems[J]. IEEE Transactions on Parallel and Distributed Systems, 2019, 30(12): 2775-2789.
|
| [15] |
HAGHBAYAN M H, KANDURI A, RAHMANI A M, et al. MapPro: Proactive runtime mapping for dynamic workloads by quantifying ripple effect of applications on networks-on-chip[C]//Proceedings of the 9th International Symposium on Networks-on-Chip. New York: ACM, 2015: 1-8.
|
| [16] |
FATTAH M, DANESHTALAB M, LILJEBERG P, et al. Smart hill climbing for agile dynamic mapping in many-core systems[C]//Proceedings of the 50th Annual Design Automation Conference. Piscataway: IEEE Press, 2013: 1-6.
|
Figures(14) / Tables(2)
Copyright © Journal of Beijing University of Aeronautics and Astronautics
Address: Editorial Department of Journal of Beijing University of Aeronautics and Astronautics, 37 Xueyuan Road, Haidian District, Beijing Post Code: 100191 Email: jbuaa@buaa.edu.cn
Supported by:
Beijing Renhe Information Technology Co., Ltd.
DownLoad:
