基于FPGA的高效机载视频采集及预处理方法

姜宏旭; 李辉勇; 刘亭杉; 段洣毅; 张萍

doi:10.13700/j.bh.1001-5965.2014.0467

基于FPGA的高效机载视频采集及预处理方法

doi: 10.13700/j.bh.1001-5965.2014.0467

北京航空航天大学计算机学院, 北京 100191

基金项目: 国家自然科学基金资助项目(61272347);国家杰出青年科学基金资助项目(61125206)

详细信息

通讯作者:
姜宏旭 (1976-),男,陕西蓝田人,副教授,jianghx@buaa.edu.cn,主要研究方向为视频图像处理与高速嵌入式系统设计.

中图分类号: TP391
计量
- 文章访问数: 1137
- HTML全文浏览量: 161
- PDF下载量: 465
- 被引次数: 0
出版历程
- 收稿日期: 2014-04-28
- 网络出版日期: 2015-01-20

Method for airborne video capture and preprocessing based on FPGA

School of Computer Science and Engineering, Beijing University of Aeronautics and Astronautics, Beijing 100191, China

摘要

摘要: 为提高机载视频编码系统的数据采集及预处理性能,以现场可编程门阵列(FPGA)为硬件平台,研究了多模式机载视频采集、颜色空间转换和视频数据传输的高效处理方法.针对机载应用需要实时采集不同模式视频的特点,设计了一种可靠的视频采集策略,通过引入错误自检机制,可以实时监测视频采集的正确性,避免视频数据的错误积累;针对机载视频颜色空间转换预处理中浮点乘法浪费计算资源和增加系统功耗的问题,设计了一种基于高低位分离的截断式查找表乘法器,减少了存储空间和计算位宽,结合流水线处理技术实现了一种高效视频颜色空间转换方法,在保证计算精度和性能的同时,处理功耗最大降低了27%;针对FPGA处理器与系统核心编码处理器(DSP)之间存在大量视频数据的频繁传输特点,结合SRIO(Serial Rapid I/O)链路的传输方式,设计了一种以FPGA为控制核心的数据交互机制,减轻了DSP的处理负担使其专注于视频编码运算,提高系统性能.
- 视频采集 /
- 预处理 /
- 低功耗 /
- 数据传输 /
- 视频编码
Abstract: Video capture, color space conversion and video data transmission were researched in order to improve video capture and pre-processing performance of airborne multi-mode video coding system. Taking into account the requirements of real-time multi-mode video capture, a robust video capture strategy based on field-programmable gate array (FPGA) was designed. It monitors the correctness of video capture on-time to avoid accumulation of errors by adopting self-checking mechanism. To solve the problem of wastes of computing resources and increasement of power consumption in floating-point multiplication, a truncated look-up table multiplier based on the separation of high and low bits was designed to save memory and computation bandwidth. It achieves an efficient color space conversion combining pipeline technique, with power consumption decreasing 27% at most without loss of computing precision and processing performance. Considering the frequent transmission of mass data between FPGA and digital signal processor (DSP), a data interaction mechanism taking FPGA as the control core was proposed, adopting the transmission mode of serial rapid I/O (SRIO). The burden of DSP was alleviated due to concentrating on video coding, and thus the application performance was improved.
- video capture /
- preprocessing /
- low power /
- data transmission /
- video coding

HTML全文

参考文献(17)

[1]	Blair J B,Rabine D,Wakeet S.et al.High-altitude laser altimetry from the global hawk UAV for regional mapping of surface topography[C]//AGU Fall Meeting Abstracts.San Francisco:AGU,2012:885.
[2]	Adams S M,Levitan M L,Friedland C J.High resolution imagery collection utilizing unmanned aerial vehicles (UAVs) for post-disaster studies[J].Bridges,2014(10):1143879634-1143879667.
[3]	Saffar S,Abdullah A.Vibration amplitude and induced temperature limitation of high power air-borne ultrasonic transducers[J].Ultrasonics,2014:54(1):168-176.
[4]	Wang D Y,Tao X H,Hu R.The design of the interface for camera link and DM642[C]//Control and Decision Conference.New York:IEEE,2010:2914-2916.
[5]	贾建禄,王建立,郭爽,等.基于Camera Link 的高速图像采集处理器[J].液晶与显示,2010,25(6):914-918.Jia J L,Wang J L Guo S,et al.High speed image grabber and processor based on Camera Link[J].Chinese Journal of Liquid Crystals and Displays,2010,25(6):914-918(in Chinese).
[6]	Singh S K,Kumar S.Novel adaptive color space transform and application to image compression[J].Signal Processing:Image Communication,2011,26(10):662-672.
[7]	Li S A,Chen C Y,Chen C H.Design of a shift-and-add based hardware accelerator for color space conversion[J].Journal of Real-Time Image Processing,2013,9:1-14.
[8]	Liu Z G,Du S Y,Yang Y,et al.A fast algorithm for color space conversion and rounding error analysis based on fixed-point digital signal processors[J].Computers & Electrical Engineering, 2014,40(4):1405-1414.
[9]	Meher B K,Meher P K.A new look-up table approach for high-speed finite field multiplication[C]//2011 International Symposium on Electronic System Design.New York:IEEE,2011:51-55.
[10]	Meher P K.LUT optimization for memory-based computation[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2010,57(4):285-289.
[11]	Meher P K.New approach to look-up-table design and memory-based realization of FIR digital filte[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2010,57(3):592-603.
[12]	Meher P K.New look-up-table optimizations for memory-based multiplication[C]//Proceedings of the 12th International Symposium on Integrated Circuits.New York:IEEE,2009:663-666.
[13]	Kuang S R,Wu K Y,Yu K K.Energy-efficient multiple-precision floating-point multiplier for embedded applications[J].Journal of Signal Processing Systems,2013,72(1):43-55.
[14]	Eswari S.Design of low error and power fixed width multiplier by using compensation function[J].International Journal of Engineering Research and Technology,2013,7(2):755-760.
[15]	Balamurugan S,Srirangaswamy B,Marimuthu R,et al.FPGA design and implementation of truncated multipliers using bypassing technique[C]//Proceedings of the International Conference on Advances in Computing,Communications and Informatics.Berlin:ACM,2012:1111-1117.
[16]	Xue J,Cao X.Color space conversion based on FPGA[C]//IEEE International Conference on Computer Science and Automation Engineering.New York:IEEE,2012:422-425.
[17]	Yang Y,Peng Y H,Liu Z G.A fast algorithm for YCbCr to RGB conversion[J].IEEE Transactions on Consumer Electronics,2007,53(4):1490-1493