[1] |
SHI B,ZHANG Y,SRIVA A,et al.Dynamic thermal management under soft thermal constraints[J].IEEE Transactions on VLSI Systems,2013,21(11):2045-2054.
|
[2] |
ZHANG Y,SRIVA A.Accurate temperature estimation using noisy thermal sensors for Gaussian and non-Gaussian cases[J].IEEE Transactions on Very Large Scale Integration Systems,2011,19(9):1617-1626.
|
[3] |
LONG J,MEMIK S O,MEMIK G,et al.Thermal monitoring mechanisms for chip multiprocessors[J].ACM Transactions on Architecture and Code Optimization,2008,5(2):9:1-9:33.
|
[4] |
MEMIK S O,MUKHERJ R,LONG J.et al.Optimizing thermal sensor allocation for microprocessors[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits,2008,27(3):516-527.
|
[5] |
REDA S,COCHRAN R,NOWROZ A N.Improved thermal tracking for processors using hard and soft sensor allocation techniques[J].IEEE Transactions on Computers,2011,60(6):841-851.
|
[6] |
LI X,RONG M,LIU T,et al.Inverse distance weighting method based on a dynamic voronoi diagram for thermal reconstruction with limited sensor data on multiprocessors[J].IEICE Transactions on Electronics,2011,94 (8):1295-1301.
|
[7] |
KOTTAIMALAI R,RAJASEKARAN M P,SEVAM V,et al.EEG signal classification using principal component analysis with neural network in brain computer interface applications[C]//2013 IEEE International Conference on Emerging Trends in Computing,Communication and Nanotechnology (ICECCN).Piscataway,NJ:IEEE Press,2013:227-231.
|
[8] |
KEIKHA M M.Improved simulated annealing using momentum terms[C]//2011 Second International Conference on Intelligent Systems,Modelling and Simulation (ISMS).Piscataway,NJ:IEEE Press,2011:44-48.
|
[9] |
RANIERI J,VINCENZI A,CHEBIRA A,et al.‘EigenMaps':Algorithms for optimal thermal maps extraction and sensor placement on multicore processors[C]//Proceedings of the 49th Annual Design Automation Conference.Piscataway,NJ:IEEE Press,2012:636-641.
|
[10] |
LI X,RONG M,WANG R,et al.Reducing the number of sensors under hotspot temperature error bound for microprocessors based on dual clustering[J].IET Circuits,Devices & Systems,2013,7(4):211-220.
|
[11] |
MANIATAKOS M,MICHAEL M K,MAKRIS Y,et al.Multiple-bit upset protection in microprocessor memory arrays using vulnerability-based parity optimization and interleaving[J].IEEE Transactions on VLSI Systems,2015,23(11):2447-2460.
|
[12] |
BAZZAZ M,SALEHI M,EJLAI A,et al.An accurate instruction-level energy estimation model and tool for embedded systems[J].IEEE Transactions on Instrumentation and Measurement,2013,62(7):1927-1934.
|
[13] |
ZOU Q,YUE J,SEGEE B,et al.Temporal characterization of SPEC CPU2006 workloads analysis and synthesis[C]//2012 IEEE 31st International Performance Computing and Communications Conference(IPCCC).Piscataway,NJ:IEEE Press,2012:11-20.
|
[14] |
BROOKS D,TIWARI V,MARTONOSI M.Wattch:A framework for architectural-level power analysis and optimizations[C]//Proceedings of the 27th International Symposium on Computer Architecture.Piscataway,NJ:IEEE Press,2000:83-94.
|
[15] |
HUANG W,GHOSH S,VEKYSAMY S,et al.HotSpot:A compact thermal modeling methodology for early-stage VLSI design[J].IEEE Transactions on VLSI Systems,2006,14(5):501-513.
|