考虑寄生参数的集成电路ESD损伤仿真方法

吕卫民; 胡冬; 马静华; 谢劲松

考虑寄生参数的集成电路ESD损伤仿真方法

北京航空航天大学可靠性与系统工程学院, 北京 100191

基金项目: 总装预研基金资助项目(9140A27020210JB1404)

详细信息

作者简介:
吕卫民(1970-),男,山东烟台人,博士生,lwm_yt@sina.com.

中图分类号: TN 406
计量
- 文章访问数: 2912
- HTML全文浏览量: 170
- PDF下载量: 710
- 被引次数: 0
出版历程
- 收稿日期: 2010-09-27
- 网络出版日期: 2011-09-30

ESD damage simulation of integrated circuits by the consideration on parasitic parameters

School of Reliability and Systems Engineering, Beijing University of Aeronautics and Astronautics, Beijing 100191, China

摘要

摘要: 在传统的基于设计电路的ESD (Electro-Static Discharge)损伤仿真中,通常不考虑版图物理结构的影响,其仿真结果往往与实际损伤情况出现较大偏差,因此提出了一种考虑版图设计中寄生参数的集成电路ESD损伤的仿真方法.首先给出了仿真应用的具体分析流程.然后按照经验公式提取法明确了各种寄生参数的计算模型.最后,以集成运算放大器LM741为例,对其进行了ESD损伤模拟,再通过击打实验、失效定位与电性能测试,结果表明:仿真与实验结果具有较好的一致性,验证了该方法的有效性.
- ESD损伤 /
- 版图结构 /
- 寄生参数 /
- 电路仿真 /
- 可靠性设计
Abstract: In the traditional electro-static discharge (ESD) damage simulation based on logic circuit, the influence of layout was not taken into account as usual, and there was larger deviation between the results of simulation and the actual damage, so a new simulation method of ESD damage for integrated circuits was presented by the consideration for parasitic parameters extraction in layout. Firstly the specific simulation process in the application was given. Then the models of kinds of parasitic were defined according to empirical parameter extraction method. Lastly the ESD damage simulation for integrated operational amplifier LM741 as case study was carried out. According to zap test, failure location and electrical performance testing, the results showed have much consistency in simulation and experiment, and the validity of the simulation method is finally verified.
- ESD damage /
- layout /
- parasitic parameter /
- circuit simulation /
- design for reliability

HTML全文

参考文献(1)

[1] Clein D.CMOS IC layout:concepts,methodologies,and tools[M].Burlington:Newnes Press,1999:63-79 [2] Ohring M.Reliability and failure of electronic materials and devices[M].London:Academic Press,1998:339-351 [3] Amerasekera E A,Duvvury C.ESD in slicon itegrated crcuits[M].Hoboken:Wiley Press,2002:228-272 [4] Ker Ming-Dou,Shu Sheng-Fu.Physical mechanism and device simulation on transient-induced latchup in CMOS ICs under system-level ESD test[J].IEEE Transactions on Electron Devices,2005,52(8):1821-1831 [5] Li Tong,Tsai Ching-Han,Rosenbaum E,et al.Modeling,extraction and simulation of CMOS I/O circuits under ESD stress //Proceedings of the International Symposium on Circuits and Systems.Monterey:IEEE,1998(6):389-392 [6] Amerasekera A,Ramaswamy S,Chang Mi-Chang,et al.Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high-current simulations //Proceedings of International Reliability Physics Symposium.Dallas:IEEE,1996:318-326 [7] Greason W D.Analysis of human body model for electrostatic discharge(ESD) with multiple charged sources[J].IEEE Transactions on Industry Applications,1994,30(3):589-594 [8] Greason W D.Analysis of the charge/discharge processes for the basic ESD models[J].IEEE Transactions on Industry Applications,1993,29(5):887-896 [9] Ferreira F K,Moraes F,Reis R.LASCA-interconnect parasitic extraction tool for deep-submicron IC design //Proceedings of the 13th Symposium on Integrated Circuits and Systems Design.Manaus:IEEE,2000:327-332 [10] Arora N D,Raol K V,Schumann R,et al.Modeling and extraction of interconnect capacitances for multilayer VLSI circuits[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1996,15 (1):58-67 [11] Qi Xiaoning,Wang Gaofeng,Yu Zhiping,et al.On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation //Proceedings of the Custom Integrated Circuits Conference.Orlando:IEEE,2000:487-490 [12] Yue C P,Wong S S.Physical modeling of spiral inductors on silicon [J].IEEE Transactions on Electron Devices,2000,47(3):560-568 [13] JESD22-A114-D Electrostatic discharge (ESD) sensitivity testing human body model (HBM) [S] [14] Huo Mingxu,Guo Qing,Gan Yan,et al.A case study of problems in JEDEC HBM ESD test standard [J].IEEE Transactions on Device and Materials Reliability,2009,9(3):361 [15] National Semiconductor Corporation:LM741 operational amplifier datasheet .Santa Clara,CA:National Semiconductor Corporation,2000 .http://www.national.com/mpf/LM/LM741.html#Overview

施引文献

资源附件(0)

访问统计