Implementation of 32k points ultra high speed FFT processor based on FPGA devices
-
摘要: 采用FPGA(Field Programmable Gate Arrays)实现了一个超高速的32k点的流水线FFT(Fast Fourier Transform)处理器.FPGA的工作频率为125MHz,可以处理连续的1Gs/s(1 Giga-samples per second)的复数数据.该FFT处理器主要基于二维分解算法,采用MDF(Multi-path Delay Feedback)流水线结构,并结合MDC(Multi-path Delay Commutator)及SDF(Single-path Delay Feedback)结构的特点.处理器的内存资源消耗相对MDC结构有所减少,而运算速度相对SDF结构有所提高.建立了处理器的算法和设计模型,并根据模型对处理器的3个组成模块进行了优化以减小资源消耗.利用VHDL语言在Xilinx ISE工具上进行了设计,FPGA的布局布线结果验证了设计的可行性.Abstract: An ultra high speed 32k point pipelined fast Fourier transform (FFT) processor was designed with FPGA (field programmable gate arrays) implementation. The processor can operate at 125 MHz and is able to handle a continuous input complex data stream of 1 Giga-samples per second. The FFT processor is based on MDF(multi-path delay feedback) structure which combines the features of the SDF(single-path delay feedback) and MDC(multi-path delay commutator) architectures. The memory cost of the processor was decreased compared with the MDC architectures while the speed is higher than the SDF architectures. The algorithm and design model for the processor was established and the three modules of the processor according to the design model were optimized to decrease resource cost. The design was implemented with the the Xilinx ISE development tool using VHDL and was verified with the FPGA place and router results.
-
Key words:
- fast Fourier transforms /
- processor /
- field programmable gate arrays
-
[1] Benz1 A O, Grigis1 P C. A broadband FFT spectrometer for radio and millimeter astronomy[J]. Astronomy & Astrophysics, 2005,442(2): 767-773 [2] Zhong K, He H, Zhu G. An ultra high-speed FFT processor International Symposium on Signals, Circuits and Systems. Bangkok: , 2003: 37 - 40 [3] 谭征,张晓林.一种基于FPGA的超高速FFT处理器设计[J].遥测遥控,2005, 26(6): 46-49 Tan Zheng, Zhang Xiaolin. Design ultra high speed FFT processor based on FPGA[J]. Telemetry & Telecontrol, 2005, 26(6): 46-49 (in Chinese) [4] Oppenheim A V, Schafer R W. Discrete-time signal processing[M]. Englewood Cliffs,NJ:Prentice Hall, 1998 [5] 王旭东,刘渝.全并行结构FFT 的FPGA实现[J]. 南京航空航天大学学报, 2006, 38(2): 96-100 Wang Xudong, Liu Yu. Full parallel FFT based on FPGA[J]. Journal of Nanjing University of Aeronautics & Astronautics, 2006, 38(2): 96-100(in Chinese) [6] He S, Torkelson M. Designing pipeline FFT processor for OFDM (de)modulation International Symposium on Signals, Systems, and Electronics. New York: ,1998: 257-262 [7] Lin Y W, Liu H Y. A 1-Gs/s FFT/IFFT processor for UWB applications[J]. IEEE Journal of Solid-state Circuits, 2005, 40(8):1726-1735 -
点击查看大图
计量
- 文章访问数: 3128
- HTML全文浏览量: 132
- PDF下载量: 1924
- 被引次数: 0
下载:
