Simulation method for PBIT fault detection and false alarm reduction based on stateflow
-
摘要: 针对BIT(Built-In Test)技术在装备测试性设计与PHM(Prognostic and Health Management)的应用需求,提出了基于状态图(Stateflow)的周期BIT(PBIT, Periodic BIT)故障检测与虚警抑制仿真方法.分析了周期BIT的特性与虚警问题,给出了周期BIT的仿真原理.在加电BIT的基础上分析了周期BIT的仿真要素及其Stateflow对象的仿真模式,并实现了故障注入、干扰注入和虚警抑制措施的建模,最后给出了周期BIT建模仿真以及仿真输入数据设计流程.以某典型航电模块周期BIT为例,建立了电源板、干扰、周期BIT以及虚警抑制措施的Stateflow仿真模型,仿真结果显示该方法能有效地实现周期BIT故障检测与虚警抑制的动态逻辑过程仿真.Abstract: Aiming at the application requirements of built-in test (BIT) technology in equipment design for testability and prognostic and health management (PHM), a method of periodic BIT (PBIT) simulation based on stateflow was proposed. The fault detection features and fault alarms problem were analyzed, and the simulation principle of PBIT was given. Based on the simulation of power-on BIT (POBIT), the simulation elements of PBIT were analyzed, as well as the stateflow chart objects simulation mode of those elements, and the modeling of faults injection, interferences injection and false alarm reduction measures were implemented. Finally, the flow of modeling and simulation for PBIT was given, including the flow of simulation input dataset design. A typical avionic module PBIT was taken as the case, the stateflow model of power board, interferences, PBITs and false alarm reduction measures were built. The simulation results show that this method contributes to realizing the dynamic logic process simulation of PBIT in fault detection and false alarm reduction effectively.
-
[1] 石君友.测试性设计分析与验证[M].北京:国防工业出版社,2011 Shi Junyou.Testability design analysis and verification [M].Beijing:National Defense Industry Press,2011(in Chinese) [2] 田心宇,张小林,吴海涛,等.机载计算机BIT虚警及解决策略研究[J].西北工业大学学报,2011,29(3):400-404 Tian Xinyu,Zhang Xiaolin,Wu Haitao,et al.A study of built-In test false alarm in an airborne computer [J].Journal of Northwestern Polytechnical University,2011,29(3):400-404(in Chinese) [3] 吕晓明,黄考利,连光耀.基于多信号流图的分层系统测试性建模与分析[J].北京航空航天大学学报,2011,37(9):1151-1155 Lü Xiaoming,Huang Kaoli,Lian Guangyao.Modeling and analyzing for testability of hierarchy system based on multi-signal flow graph model [J].Journal of Beijing University of Aeronautics and Astronautics,2011,37(9):1151-1155(in Chinese) [4] 吕学志,于永利,张汉峰,等.具有机内测试设备的复杂可修系统的建模与仿真方法[J].兵工学报,2011,32(3):378-384 Lü Xuezhi,Yu Yongli,Zhang Hanfeng,et al.Modeling and simulation of complex repairable system with built-in test equipment [J].Acta Armamentarii,2011,32(3):378-384(in Chinese) [5] Gross H G,Schieferdecker I,Din G.Model-based built-in tests [J].Electronic Notes in Theoretical Computer Science,2005,111:161-182 [6] Shi J Y,Li J Z,Shi M.Method of automated BIT false alarms simulation based on EDA //Industrial Electronics and Applications (ICIEA),2011 6th IEEE Conference on.Beijing:IEEE Press,2011:1449-1453 [7] Westervelt K.Common built-in test evaluation criteria //Aerospace Conference. :IEEE,2003,7:3149-3156 [8] 张威.Stateflow逻辑系统建模[M].西安:西安电子科技大学出版社,2007 Zhang Wei.Stateflow logistic system modeling [M].Xi-an:Xidian Press,2007(in Chinese) [9] 任帆,于永利,吕学志.基于Stateflow的设备维修过程仿真[J].计算机工程与应用,2011,47(21):217-219 Ren Fan,Yu Yongli,Lü Xuezhi.Research on equipment maintenance process simulation based on stateflow [J].Computer Engineering and Applications,2011,47(1):217-219(in Chinese) [10] Shi Junyou,Lee Haiwei.A simulation method for POBIT fault detection using Stateflow //PHM,2012 IEEE Conference on.Beijing:IEEE Press,2012:1-7 [11] 田仲,石君友.系统测试性设计分析与验证[M].北京:北京航空航天大学出版社,2003 Tian Zhong,Shi Junyou.System testability analysis and verification [M].Beijing:Beijing University of Aeronautics and Astronautics Press,2003(in Chinese)
点击查看大图
计量
- 文章访问数: 2455
- HTML全文浏览量: 265
- PDF下载量: 649
- 被引次数: 0